Abstract
Introduction
Analog circuit design most often requires the designer to determine position and geometry of every single transistor in the circuit. Accordingly, there is a great interest in the automation of this design process. CAD tools that provide the transistor sizing of given topologies have just entered the market (e.g. [1] , [2] ), but still fall short of finding new transistor topologies. While these approaches (more can be found e.g. in [3] , [4] ) use standard simulation techniques and hence are flexible, technology independent and can be well integrated in the design flow, intrinsic hardware evolution offers other desirable perspectives: Reconfigurable devices could be programmed in the field analogous to FPGAs. The integration of an evolutionary algorithm on the chip could use the actual physical properties of the die it is running on and thus fine tune the behavior of the circuit (cf. [5] ). Moreover, a background hardware evolution process could adapt the used circuit to changing environments and thereby provide a higher amount of fault tolerance (e.g. [6] , [7] ). On the other hand, such a system may be used as a circuit search engine, that may find unknown and/or better solutions to known design problems or finds solutions where no (human) one has been found yet ( [8] ).
As a first step towards such intrinsic hardware evolution systems a Field Programmable Transistor Array (FPTA) has been built and integrated in an evolution environment ([9] , [10] , [11] ). In order to test and study the system two sorts of evolution experiments have been carried out in which the goal has been to find circuits with a desired DC output characteristic. On one hand the restriction to the DC case simplifies both, problem and analysis and thus is considered a good method to test the system. On the other hand, in conventional electronics a stable DC operating point is necessary for most circuits to work properly, so one has to ensure, that stable DC solutions can be found by the evolution engine. In the literal sense testing a DC solution would require to wait for an infinite time before the measurement of each single data point. Since this clearly is not possible, some randomness must be added to the order of the test signals to prevent the candidate solutions from using any temporal correlation in this input data. The evolved circuits discussed in this paper are referred to as quasi DC solutions.
As a first class of test problems the evolution of analog DC characteristics for the logic gates NOR, NAND, AND, OR and XOR has been presented to the evolution system. Logic gates are the key element of digital electronics and thus it is desirable to be able to evolve them. Moreover there are known good solutions in the design space to which the evolution results can be compared. Hardware evolution experiments addressing the evolution of logic gates can be found for example in [12] (AND, OR, XOR), [13] (AND) , [6] (AND), [14] (AND, OR, XOR), [15] (NAND), [16] (XOR), [7] (XNOR). In contrast to the problem of the well known logic gates, most analog designers would probably not be able to directly write down a solution for a circuit producing a Gaussian voltage transfer characteristic (V-V curve). Therefore it should be interesting to see how the hardware evolution deals with this problem, which is more analog in its nature than the logic gate problem. Compared to other target functions like cubics or cubic roots, the Gaussian shape is not monotonic and should thus be harder to learn for the algorithm. A solution for a Gaussian transconductance can be found in [17] , whereas EHW experiments on the evolution of Gaussian DC response circuits can e.g. be found in [18] (V-V curve) or [19] (I-V curve).
Evolution System
The evolution system, illustrated in Fig. 1 , can be divided into three main parts: The actual FPTA chip serving as the silicon substrate to host the candidate circuits, the software that contains the search algorithm running on a standard PC and a PCI interface card that connects the PC to the FPTA chip. The software uploads the configuration bit strings to be tested to the FPTA chip via the PCI card. In order to generate an analog test pattern at the inputs of the FPTA chip, the input data is written to the FPGA on the PCI interface card. There it is converted into an analog signal by a 16 bit DAC. After applying the analog signal to the FPTA, the output of the FPTA is sampled and converted into a digital signal via a 12 bit ADC. The digital output is then fed back to the search algorithm, which in turn generates the new individuals for the next generation. 
FPTA Chip
The FPTA consists of ½ ¢ ½ programmable transistor cells. As CMOS transistors come in two flavors, namely N-and PMOS transistors, half of the transistor cells are designed as programmable NMOS transistors and half as programmable PMOS transistors. P-and NMOS transistor cells are arranged in a checkerboard pattern as depicted in Fig. 5 .
Each cell contains the programmable transistor itself, a total of 24 SRAM bits to store its configuration, three decoders that allow to connect the three transistor terminals to one of the four cell borders, vdd or gnd, and six routing switches. A block diagram of the transistor cell is shown in Fig. 2 . Width Ï and Length Ä of the programmable transistor can be chosen to be ½ ¾ ½ Ñ and ¼ ½ ¾ Ñ respectively. The three terminals drain, gate and source of the programmable transistor can be connected to either of the four cell borders named after the four cardinal points, vdd or gnd. The only means of routing signals through the chip is given by the six routing switches that connect the four cell borders with each other. Thus in some cases it is not possible to use a transistor cell for routing and as a transistor. The operational amplifier drawn at the right hand side of Fig. 2 is intended to measure the voltages at either of the three terminals of the programmable transistor and the currents through the terminals drain and source in order to analyze the evolved circuits. More details on the FPTA can be found in [9] , [10] and [11] .
Genetic Algorithm

Algorithm
A genetic algorithm was used for the evolution experiments presented in this paper. The rank based selection scheme is depicted in Fig. 3 . From the old generation the new one is derived in the following manner: First, after the old population is sorted, the best reproduction fraction ¢ generation size individuals are reproduced. Second an individual of the best crossover fraction individuals is chosen randomly and mutated. Third, a crossover partner for the mutated genome is chosen randomly from the best crossover fraction individuals of the old generation. These two parents then produce 
Representation and Genetic Operators
The Genome representation used by the GA reflects the structure of the FPTA: The genome is divided into 256 cells that contain the configuration information for each transistor cell. Consequently, each cell contains an entry as well for the width as for the length of the programmable transistor, an entry for each of the routing connections of the transistors terminals and six entries for the routing switches. As described in section 2.2.1 two genetic operators are used for the GA: Mutation and Crossover. The Mutation operator acts on entries of the cells: It changes every entry in every cell of the genome to a new random value with a probability given by the mutation rate.
The crossover operator works only on the cell level, but does not touch single entries of a cell. The operation of the crossover operator is illustrated in Fig. 4 . Each of the squares symbolizes a cell of the genome corresponding to the according transistor cell in the FPTA. Once two crossover partners are designated to create offspring, the size and position of a rectangle of cells to be exchanged is randomly chosen. The child genome is then assembled by taking this rectangle of cells from one parent (the one that already was object to the mutation operation) and the rest of the cells from the other one. The maximum size of the edges of the exchanged rectangles is controlled by the Crossover block size.
Fitness/Error Function
Instead of maximizing a fitness function, the genetic algorithm tries to minimize the error of the candidate circuit. 
3 Evolution Experiments
Experimental Setup
The electrical setup for the intrinsic fitness evaluation of the test candidates during the evolution is shown in Fig. 5 . All experiments are restricted to a fraction of the whole transistor cell array that is located in the lower right corner of the chip, which is indicated by the square shaded in darker gray in Fig. 5 . Throughout the remainder of the paper the size of this square will be described by its edge length. The two inputs are applied to the south side of the chip and the output voltage is measured on its east side. Both, inand outputs are fixed to the positions indicated in Fig. 5 Proceedings throughout all the experiments presented here. This setup is chosen to keep the routing effort necessary for the genetic algorithm to a reasonable amount. For each evolution run, a fixed number of generations is used (5000 for the logic gates, 10000 for the evolution of the Gaussian DC curve). The best individual of the last generation of the evolution and its last fitness are taken as a result.
For the presented experiments the evolution system achieves a throughput rate of about 118 individuals per second. Since in both series of experiments a total of 512 DC points are measured for each individual the average time per measurement must be less than ½ ×. On the one hand this constrains the successfully evolved circuits to settle to the desired output values in less than these ½ ×, on the other hand this reflects the quasi DC character of the measurements.
Evolution of the DC Behavior of Logic Gates
Target Function For all logic gates evolution experiments the desired output voltage Î Ø Ö is set to be ¼ or Î depending on the inputs and the logic function sought. The threshold for an input to represent a logic zero is set to ¾ Î and the threshold for a logic one to ¿ Î . In-and output definitions are listed in table 2. On the one hand it is neiInput low Table 2 . Definition of the logic levels for inand output voltages.
ther necessary nor useful to specify the behavior of a logic gate in the intermediate input range, where it has to switch its output. On the other hand, this choice creates a selection pressure towards solutions, which provide a minimum of amplification. This would not be the case, if the circuits were merely tested at ¼ and Î . 
Fitness Evaluation
Evolution of DC V-V Gaussian Circuits
For the evolution experiments aiming at a Gaussian shaped V-V curve, only the input Î Ò¾ is used and Î Ò½ fixed to ¼ Î . The input voltage Î Ò¾ is 512 times chosen randomly within the full power supply range for the evaluation of each individual. The desired output voltage is given by
In order to study the influence of the resources available to the genetic algorithm, 10 evolution runs are done for edge lengths of the used chip array (see Fig. 5 ) varying from 4 to 11. Each run is stopped after 10000 generations and the best individual of the last generation is taken as the best circuit solution.
Evolution Results
Evolution of the DC Behavior of Logic Gates
The fitness scale used is given by the error function in Eq. 1. It is defined as the root mean square error per input data point given in ÑÎ. The highest error value that can be obtained for the logic gates is thus ¼¼¼ ÑÎ for circuits that do exactly the opposite of the desired behavior. On the other hand, error values in the order of 100 ÑÎ can be caused by non perfect calibrations of the analog circuitry involved in the measurements.
Comparison of the Results for Different Gates
The error values obtained from all 90 runs for all 5 gates are plotted in error histograms in Fig. 6 . For this plot only the error values obtained at the end of each evolution run (test method number 1 in Table 4 suggest that the evolution experiments were quite successful in finding solutions for the NOR and the NAND gate behavior, but had more difficulties in finding good solutions for the AND and OR problems. While for these four gates solutions with an error value less than ½¼¼ ÑÎ were found by the GA, this did not happen for the XOR problem, where the lowest error was observed to be ¼ ÑÎ.
The evolved gates are compared to the standard text book implementations shown in Fig. 7 . It has to be noted that these solutions possess many features that are neither covered during the evolution nor the verification tests, as e.g. their dynamic behavior or their static power consumption. Thus a comparison of their DC behavior to the one exhib-ited by the evolved gates misses some points of their design goal. Nevertheless they are considered to be a good reference, because their quality of static behavior is sufficient to use them as building blocks for the design of logic circuits. Moreover, as was pointed out in section 3.1 the evolved circuits must at least manage to settle to their desired output in the order of ½¼ ×, that is, they also have to satisfy a minimum of dynamic requirements (Information on the time scales inherent to the FPTA chip can be found in [9]). From Fig. 7 it can be seen that the complexity of these text book solutions increases from NOR and NAND to AND and OR to the XOR, indicated for example by the number of necessary transistors they are built of. A comparison between this complexity and the evolution results of Fig. 6 suggests that the difficulty in learning the according gate functionality corresponds to the difficulty in implementing it in CMOS technology.
The analysis of the results from the evolution exper- Table 4 .
iments done with Î Ò¾ being swept forward yields that many circuits successfully solving the problem for this test method perform poorly when one of the other testing methods listed in Table 4 is used. Hence, the real symmetric DC logic gate functionality was tested using the test schemes in Table 4 . In order to get a feeling for the yield of the evolution experiments, the number of solutions that exhibit an error lower than ½ ¼ ÑÎ in all of the 13 tests is plotted in Fig. 8 . The choice of a threshold of 140 is somewhat arbitrary, but an error below ½ ¼ ÑÎ seems realistic for a circuit that matches the desired output characteristic well. This is partially due to imperfections in the analog test circuitry mentioned above. As an example the error values obtained from the 13 different tests listed in Table 4 are shown in Fig.  9 for the best of the evolved NOR gates, whose DC characteristics are plotted in the upper left corner of Fig. 10 .
The set of the applied test methods ensures that the successful circuits work on two different chips, indicating a minimum of robustness against environmental changes (cf. [20] for a definition of robustness in the context of hardware evolution). From Fig. 8 it can be observed that the naive fitness testing method used for the first 30 evolution runs (cf. Table 3 ) does not prevent the genetic algorithm from finding solutions generalizable to all testing methods. The effect of the evolution method is studied in more detail in section 4.1.2.
The performance of the best solutions of each of the 5 series of evolution experiments are plotted on the left side in Fig. 10 , where 'best solutions' refers to those individuals whose maximum error value obtained from all 13 tests was the lowest in comparison to the according maximum error values from all the other best individuals obtained from the 90 evolution runs. For these measurements the voltage Î Ò½ was varied in ¼ Î steps and Î Ò¾ swept from ¼ to Î in ½¼¼ ÑÎ steps, now including the range from ¾ to ¿ Î . The error value in the title of each plot refers to the error achieved for test method 2 (see Table 4 ). The plots in the right column of tained by simulating the circuits from Fig. 7 in the process the chip was fabricated in (for additional information on the FPTA chip the reader is referred to [9] or [10] ).
It should be noted again that the simulated CMOS gates are not designed to meet the specifications posed to the ones evolved, but exhibit a bunch of advantageous features that are not considered here. However, a comparison of the DC characteristics of the evolved circuits and the standard CMOS gates yields the following insights: The circuits found for the NOR, AND, NAND and maybe even the one found for the OR problem exhibit DC characteristics that match the quality of the simulated text book solutions. This is not the case for the circuit found for the XOR problem, as was expected from its error value. The DC characteristics of the evolved AND gate look very similar to the simulation results. The DC behavior of the evolved NOR and NAND show higher amplification as their textbook solution counterparts. Furthermore the transition region of these evolved gates is narrower than the one of the simulated gates. This may indicate that the desired DC behavior of the target curve was more ambitious than necessary. This may in turn have mislead the genetic algorithm and thus may have decreased the yield of sufficiently good solutions.
As an example for the evolved circuits the one for the NOR gate is shown in Fig. 11 . A straightforward explana- tion of the circuit has not been found yet, but it is planned to analyze the evolved circuits using simulations.
Dependence on the Evolution Method: NOR Gate
In order to analyze the impact of the three different testing paradigms all of the 30 evolution runs belonging to one testing paradigm are averaged for each of the 13 fitness measurements. The result for the evolution runs of the NOR gate are illustrated in Fig. 12 . The bars for the forward sweep testing paradigm are only low for exactly this test mode and otherwise in an error range suggesting that the according circuits, or at least most of them, since the error values are averaged over 30 runs, are useless under all the other testing conditions. Consequently, the genetic algorithm must have produced circuit solutions that do not only rely on the two different input voltages, but some other information inherent to the order of the presented test voltages. In contrast, the error averages for which the non static input voltage was chosen randomly and the static and the non static inputs changed roles randomly during the evolution are almost constant for test methods 2 to 13. The bars for the evolution runs without the interchange of input roles, exhibit better error values for the measurements done with the same input order used during their evolution. In conclusion, this data indicates that for the evolution experiments presented here it is necessary to include all input scenarios the circuit is to be able to cope with into the fitness evaluation during the evolution experiment.
Evolution of a Gaussian Output Voltage Characteristic
Since it is not clear what kind of circuits the artificial evolution finds that possess the desired Gaussian output characteristic, it's not possible to predict how many of the transistor cells will be necessary to solve the problem. Therefore the resources available to the chip were varied as described in section 3.3. In Fig. 13 the error of the best of the ten evolution runs done per edge length of the sub array available to the genetic algorithm is plotted versus the respective edge length. As far as can be inferred from the small number of runs carried out, the lowest error of the evolved circuits is almost independent of the chip area available to the algorithm for higher edge lengths, but is higher for edge lengths of about 4 or 5. It has to be noted that this result was obtained with a number of 10000 generations. It may very well be that the algorithm could make better use of the higher number of transistor cells if the number of generations was higher. The DC curves obtained from the best individuals of the 9 series of runs are shown in Fig. 14 .
In general the measured points of all the curves are located close to the desired output curve defined by Eq. 3. On the other hand, the obtained curves do not exactly look like Gaussian curves. Moreover they do not look smooth over the whole plotting range, but rather as if they were put together from several curve pieces. Usually most sub circuits, as for example current mirrors or differential pairs cannot operate properly over the full power supply range. Thus the only possibility to match the desired output behavior is to construct a circuit that does a piecewise approximation.
Conclusions and Outlook
Two different kinds of intrinsic hardware evolution experiments performed on a CMOS Field Programmable Transistor Array have been presented. The results show that the proposed evolution system is capable of finding quasi DC solutions for simple analog circuit design tasks. For the DC functionality of the four logic gates NOR, NAND, AND and OR perfect DC solutions have been found, while a perfect DC XOR behavior could not be obtained. The best successful circuits of each experiment are found to work on two different chips and thus are believed to be portable to different dice of the FPTA chip. The analysis of the effect of using different input test patterns during the evolution recommends to carefully design these input test patterns general and randomly enough as to prevent the search algorithm from using any information not belonging to the posed problem. The successful evolution of Gaussian voltage characteristics demonstrates that it is feasible to find circuits approximating basic mathematical functions with the evolution system presented.
Future experiments including the dynamic behavior as an objective for the artificial evolution are planned. Furthermore it will be interesting to see, if it is possible to simulate and analyze the successfully evolved circuits. After improving the test system the evolution of more complex circuits using bigger portions of the FPTA chip shall be tackled. 
